EyeCoD: Eye Tracking System Acceleration via FlatCam-based Algorithm & Accelerator Co-Design




Haoran You, Yang Zhao, and Yingyan (Celine) Lin Georgia Institute of Technology

ISCA 2022 IEEE Micro Top Pick 2023

BCAKGROUND AND MOTIVATION

- > Eye tracking is an essential human-machine interface modality in AR/VR [1]
 - Challenges for eye tracking [1]
 - >240 FPS
 - Small form factor
 - Power consumption in mW
 - Visual privacy



UNEXPLORED OPPORTUNITIES

- > Can we build a lensless eye tracking system?
 - A Lensless camera, e.g., FlatCam [4] Small form factor, i.e., 5× ~ 10× thinner
 - A dedicated AI accelerator featuring algorithm and accelerator co-design (;;;) >240 FPS [4] S. Asif, et. al., IEEE TCI'22


Existing works [2,3] Ο One order of magnitude slower → Large form factor and low visual privacy due to the adopted lens-based cameras

[1] C. Liu, et. al., IDEM'21 [2] Y. Feng, et. al., IEEE VR'22 [3] K Bong, et. al., VLSI'15

Eye Tracking Cam.

Requirements [1]: 1. > 240 FPS 2. Small Form Factor 3. Low Power 4. Visual Privacy


(:) mW power consumption



EYECOD ALGORITHM


Predict-then-focus pipeline

- Stage 1
 - Image Reconstruction
 - Privacy



EYECOD ACCELERATOR

- > EyeCoD accelerator features:
 - Partial time-multiplexing mode
 - Workload orchestration
 - Intra-channel reuse




- Stage 2
 - **ROI Prediction**
 - Once per 50 frames
- Stage 3
 - Gaze Estimation
 - Every frame

ROI: Region of Interests

- Depth-wise convolutional layers
- Inter-layer activation partition Ο


Chip Die Photo [5]


- [5] Z. Yang, et. al., VLSI'22
- Save 36% activation memory
- Save 50% ~ 60% activation bandwidth



EVALUATION RESULTS

- > Evaluation setups
- Datasets
 - OpenEDS'19 & OpenEDS'20 —





• Metrics

- Gaze estimation accuracy -
- Throughput -
- Energy efficiency

• Chip configuration

Theme 2, Task 3131.006

Silicon prototype (28nm)

EyeCoD System Overview

Act GB0/GB1	Weight Buffer0/1	Weight GB	Index SRAM	Instr. SRAM
512KB * 2	64KB * 2	512KB	20KB	4KB
MAC Lanes	MACs/MAC Lane	Area	Clock frequency	Power
128	8	8 mm ²	370MHz	335mW

Nor 150 Ţ 100 0.2 50 0.0 CIS-GEP EdgeGPU EyeCoD GPU EdgeCPU CPU

• EyeCoD over SOTA eye tracking accelerators

12.8× throughput improvement and 8.1× higher energy efficiency over CIS-GEP, respectively.

• EyeCoD over CPU/GPU platforms

2966×, 12.7×, 14.8×, and 2.61× throughput improvements over EdgeCPU, CPU, EdgeGPU, and GPU

ACKNOWLEDGMENTS

This work was supported in part by CoCoSys, one of seven centers in JUMP 2.0, a Semiconductor Research Corporation (SRC) program sponsored by DARPA.

